Normal view MARC view ISBD view

Chip Design for Submicron VLSI : CMOS Layout and Simulation

Uyemura,John.P.

Chip Design for Submicron VLSI : CMOS Layout and Simulation - 1st,Indian - New Delhi Cengage 2006 - xviii,411p.

Dewey Class. No.: 621.395

Print
Add to your cart (remove)
Save record
BIBTEX Dublin Core MARCXML MARC (non-Unicode/MARC-8) MARC (Unicode/UTF-8) MARC (Unicode/UTF-8, Standard) MODS (XML) RIS ISBD
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com) Open Library (openlibrary.org)